

SHEET INDEX

| CONTENT | SHEET NO. | SHEET ISSUE |
|------------------------|-----------|-------------|
| SHEET INDEX | | |
| RECORD OF CHANGES | | |
| SUPPORTING INFORMATION | | |
| CURRENT DRAIN | 1 | 6 |
| USED-ON TABLE | | |
| NOTES | | |
| SYMBOL | | |
| CIRCUIT SCHEMATIC | 2 | 6 |
| COMPONENT LIST | | |
| CIRCUIT DESCRIPTION | 3 | 6 |
| DC TESTS | | |
| AC TESTS | 4 | 6 |

SYMBOL
LEVEL CONTROL BOARD
ELEMENT IDENT

| TERM. MOD. | FUNCTION | TERM. | LOC. |
|------------|----------|----------|------|
| COM | I | 311 | 2FO |
| LRA | I | 316 | 2GO |
| LRA | I | 214 | 2GO |
| LRC | I | 213 | 2GO |
| LRO | I | 312 | 2HO |
| MARGSD | I | 212 | 2GO |
| BRCPDIO | I | 205 | 2GO |
| SENS | I | 310 | 2FO |
| TCPODIO | I | 210 | 2GO |
| ISI | Ø | 303 | 2OP |
| LREN | Ø | 206 | 2HA |
| LREP | Ø | 305 | 2HS |
| RSI | Ø | 204 | 2C9 |
| RSI | Ø | 304 | 2F9 |
| +3 | P | 000 | 2HS |
| +24 | P | 018, 119 | 2BO |
| GBO1 | G | 200, 119 | 2HS |
| GBO2 | G | 000, 200 | 2HA |

SUPPORTING INFORMATION

| CATEGORY | NO. |
|--|--------------------|
| CONNECTOR ON FRAME | 947A OR 947C |
| SERIES FOR LATEST CLASS A CHANGE. (ANY HIGHER SERIES IS ACCEPTABLE). | 4 |

RECORD OF CHANGES

| DWG ISS | PREY FURN | STD | MFR DISC | SEE NOTE |
|---------|-----------|-----|----------|----------|
| | | | | |
| | | | | |
| | | | | |
| | | | | |

NOTES:

1. GROUND RETURN
2. UNLESS OTHERWISE SPECIFIED:
RESISTANCE VALUES ARE IN OHMS
CAPACITANCE VALUES ARE IN MICROFARADS
VALUES PRECEDED BY THE SYMBOL "(PLUS)"
OR "(MINUS)" ARE IN VOLTS
3. BATTERY AND GROUND TERMINALS FOR INTEGRATED CIRCUITS

| IC CODE | PMR TERM. | GRD TERM. |
|---------|-----------|-----------|
| 502BG | 15 | 11 |
| 502DE | 13 | 8 |
| | | |
| | | |

4. BATTERY AND GROUND TERMINALS FOR THIS CIRCUIT PACK ARE AS FOLLOWS:

| FUNCTION | TERMINAL |
|----------|----------|
| +3V | 00G |
| +24V | 01B, 11B |
| GND1 | 200, 319 |
| GND2 | 00D, 20D |

5. HORIZONTAL MOUNTING CENTERS ARE 1.0 INCH.
6. CURRENT DRAIN: +3 AT 10 mA
+24 AT 130 mA

| SYSTEM USED ON | DESIGN CONTROL |
|----------------|----------------|
| COMMON SYSTEM | 1H |

NOTICE
NOT FOR USE OR
DISCLOSURE OUTSIDE
THE BELL SYSTEM
EXCEPT UNDER
WRITTEN AGREEMENT

ISSUE
6A

FC207 CIRCUIT PACK
LEVEL CONTROL BOARD
CIRCUIT

ATTESTED
STANDARD


CPS-FC207
4 SHEETS

BELL TELEPHONE LABORATORIES
INCORPORATED

6S

PART OF CPS FC207

LEVEL CONTROL BOARD CIRCUIT



| | | | |
|--------------------|-----------|----------|-------|
| FC207 CIRCUIT PACK | | DWG SIZE | ISSUE |
| | | 65 | 6A |
| BELL LABORATORIES | CPS-FC207 | SHEET 2 | |

PART OF CPS FC207

LEVEL CONTROL BOARD CIRCUIT

COMPONENT LIST

DIODE

| DESIG | CODE |
|--------------|-------------------|
| C1 | 4004 |
| C2 | KS-19774 L1, 1.0 |
| (4) C4-C9 | KS-19774 L1, 0.01 |
| C10 | 4004 |
| (13) C11-C13 | KS-20736 L1, 1.0 |

DIODE

| DESIG | CODE |
|--------------|-------|
| (4) CR1-CR6 | 458C |
| CR7 | 458AC |
| CR8 | 458AA |
| (4) CR9-CR14 | 458C |

INTEGRATED CIRCUIT

| DESIG | CODE |
|--------------|-------|
| IC1 | 5020E |
| (2) IC2, IC3 | 5020E |

RESISTOR

| DESIG | CODE |
|-------------|--------------------|
| R1 | KS-10289 L1A, 100 |
| R2 | 257A, 1600 |
| R3 | 257A, 34.4 |
| R4 | KS-16445 L2, 4700 |
| R5 | KS-20416 L1A, 2370 |
| R6 | 257A, 1000 |
| R7 | 80A, 140 |
| R8 | 140 |
| R9 | 787 |
| R10 | 960 |
| R11 | 104A |
| R12 | 60A |
| R13 | 100 |
| R14 | 100 |
| R15 | 100 |
| R16 | 140 |
| (4) R17-R20 | 365 |
| R21 | 200 |
| R22 | 200 |
| R24 | 31A |
| R25 | 16200 |
| (6) R26-R31 | 200 |
| R32 | 257A, 100 |
| (3) R33-R35 | KS-19150 L1, 1.0 |
| R36 | KS-16445 L2, 2700 |
| R35 | 257A, 34.4 |

TRANSISTOR

| DESIG | LOC |
|------------|-----|
| (4) Q1-Q4 | 44A |
| (12) Q5-Q6 | 44A |
| Q7 | 58A |
| (4) Q8-Q11 | 51A |

FC207 CIRCUIT DESCRIPTION

THIS CIRCUIT PACK CONTROLS THE VOLTAGE POTENTIAL FOR A CPO PULSE, AS WELL AS MONITORS THE CURRENT PROVIDED TO THE MATRIX. THE INPUTS HAVE A CONFIGURATION SIMILAR TO THAT OF AN INPUT BUFFER, SO THAT THE INPUTS ARE NOT REQUIRED TO BE HIGH-POWERED GATES. THE OUTPUTS ARE NOT REQUIRED TO BE DESIGNED TO DRIVE THE VOLTAGE POTENTIAL BETWEEN THE SENSE AND THE CPO LEADS IS APPROXIMATELY 7V VOLTS, WHICH IS USED TO DRIVE THE CPO MATRIX FOR THE PRODUCTION OF CPO PULSES.

THE THREE INPUTS OF CPO, TCPOD, AND MARGO ARE USED IN MAINTENANCE TESTING, SO THAT FOR NORMAL OPERATION (PRODUCTION OF NORMAL CURRENT LEVEL CPO PULSES), THESE INPUTS ARE HELD LOW (AT GROUND POTENTIAL). THE VOLTAGE FOR A CPO PULSE IS PRODUCED BY THE COMBINATION OF THE SENSE DIODE C8, THE DIODES C4S AND C6, AND THE DRIVER FOLLOWER CONFIGURATION OF TRANSISTOR Q1. THE BASE OF Q1 IS HELD AT 14.2 TO 16.4 VOLTS. THE NORMAL LOAD IMPEDANCE PROVIDED BY THE CPO MATRIX BETWEEN THE SENSE LINE COLLECTOR OF Q7 AND THE CPO (WHICH USUALLY GOES TO GROUND THROUGH SATURATED TRANSISTOR Q5) IS ABOUT 15 TO 20 K OHMS. IN CASE OF A SHORT BETWEEN THE SENSE AND CPO LEADS, OR THE SENSE LEAD AND GROUND, TRANSISTOR Q5, Q7, Q1, Q10, C4S, AND RESISTORS R9 AND R35 WILL LIMIT THE SENSE CURRENT TO A MAXIMUM OF 120mA.

FOR MAINTENANCE PURPOSES THE INPUTS OF CPO, TCPOD, OR MARGO CAN BE ACTIVATED (LIMIT GOES HIGH TO APPROXIMATELY 1.05 VOLTS) DEPENDING UPON WHETHER NO CPO CURRENT, AN INTERMEDIATE LEVEL OF CURRENT OR A MAXIMUM LEVEL OF CPO CURRENT IS TO BE GENERATED, RESPECTIVELY. IF THE CPOD LEAD GOES HIGH TRANSISTOR Q3 SATURATES AND Q2 AND Q7 TURN OFF. WITH Q7 OFF NO CURRENT CAN FLOW INTO THE CPO MATRIX. THE TCPOD LEAD CAN BE USED TO GENERATE A REDUCED CURRENT LEVEL TO CHECK THE INTEGRITY OF THE MONITORING CIRCUITRY ON THIS PACK AND THE CURRENT LEVEL ERROR LOGIC (FLA LOGIC ON FAULTS). BY SWITCHING THIS INPUT HIGH, TRANSISTOR Q4 SATURATES, PLACING A 450 OHM RESISTOR R11 IN PARALLEL WITH THE 10 K OHM RESISTOR R12, THUS PRODUCING ABOUT 30 TO 38 MILLIAMPERES OF CURRENT IN THE COLLECTOR OF Q7. THIS CIRCUIT STATE IS USED ONLY FOR MAINTENANCE TESTING THE CURRENT LEVEL OF THE CIRCUITRY. IT SHOULD NOT BE ACTIVATED WHEN A CPO SELECTION PROVIDES A CURRENT PATH THROUGH THE CPO MATRIX.

LEADS TO THE INPUT HIGH. TRANSISTOR Q11 IS TURNED ON AND TRANSISTOR C5 IS TURNED OFF PLACING A 16 K OHM RESISTOR IN SERIES WITH THE CPO LEAD. THUS, INSTEAD OF CONNECTING 200 TO 240 OHMS (THE LOAD DUE TO THE SELECTED CPO OUTPUT) TO CIRCUITRY CONNECTED BETWEEN THE SENSE AND CPO LEADS, TO GROUND VIA THE CPO LEAD, A 1.2 TO 1.24 K OHM LOAD TO GROUND IS CONNECTED TO THE SENSE LEAD. THE INCREASED RESISTANCE LOWERS THE PRIMARY CURRENT IN THE SELECTED CPO OUTPUT TRANSFORMER AND REDUCES THE AMPLITUDE OF THE OUTPUT PULSE.

MONITORING OF THE CURRENT IN THE SENSE LEAD IS ACCOMPLISHED BY THE 5020E, (IC1), AND THE TWO 5020E, (IC2 AND IC3), INTEGRATED COMPARATORS. THE SENSE LEAD CURRENT TO THE MATRIX PLUS THE BASE CURRENT OF Q7 FLOWS THROUGH THE PARALLEL COMBINATION OF R9 AND R35. THE VOLTAGE DEVELOPED ACROSS R9 AND R35 WILL BE PROPORTIONAL TO THE SENSE CURRENT WHICH FLOWS TO THE CPO MATRIX TO GENERATE THE CPO PULSES. THE VOLTAGE ACROSS R9 AND R35 IS USED AS A COMMON INPUT TO ALL THREE COMPARATORS. EACH COMPARATOR HAS A DIFFERENT REFERENCE VOLTAGE TO WHICH IT COMPARES THE SENSE VOLTAGE INPUT. THUS, EACH OF THE COMPARATORS OUTPUTS WILL GO POSITIVE AT A DIFFERENT SENSE CURRENT LEVEL.

THE REFERENCE VOLTAGES USED BY THE THREE COMPARATORS HAVE BEEN SET SO AS TO DISTINGUISH THREE DIFFERENT CPO PULSE CURRENT LEVELS. THE OUTPUTS R51, R51, AND R51, THEREFORE, REPRESENT MONITORED CURRENT LEVELS ABOVE THREE THRESHOLD. THE R51 THRESHOLD LEVEL IS ABOUT 29 MILLIAMPERES, AND THE R51 CURRENT THRESHOLD LEVEL IS ABOUT 14 MILLIAMPERES. THE ACTUAL OPERATION OF MONITORING THE CURRENT IS ACCOMPLISHED BY COMPARING THE EMITTER VOLTAGE OF Q7 TO THE VARIOUS REFERENCE VOLTAGES OF THE COMPARATORS. THE THREE REFERENCE VOLTAGES ARE PRODUCED BY THE VOLTAGE DIVIDER MADE UP OF RESISTORS R22, R24 AND R25. THE VOLTAGE ACROSS R24 TO THE DIVIDES IS THE REGULATED VOLTAGE AT THE EMITTER OF Q1 TO GROUND.

CURRENT FLOWING IN THE SENSE LEAD WILL CAUSE A PROPORTIONAL VOLTAGE ACROSS "THE PARALLEL COMBINATION OF R9 AND R35 (AT THE EMITTER OF Q7). IF THIS VOLTAGE IS MORE POSITIVE THAN THE REFERENCE VOLTAGE OF A PARTICULAR COMPARATOR, THE OUTPUT OF THAT COMPARATOR WILL BE HELD "LOW" (A WAY SAY ABOVE THE REGULATED VOLTAGE AT THE BASE OF LEVEL SHIFTING TRANSISTORS Q8, Q9, Q10, OR Q10). UNDER THESE CONDITIONS THE LEVEL SHIFTING TRANSISTOR ASSOCIATED WITH THE COMPARATOR WILL BE TURNED OFF AND THE R51, R51, AND R51 OUTPUTS WILL BE LOW BY RESISTORS R29, R30 AND R31, RESPECTIVELY.

FC207 CIRCUIT DESCRIPTION (CONT)

WHEN THE CURRENT FLOWING IN THE SENSE LEAD EXCEEDS THE THRESHOLD OF A COMPARATOR, THE VOLTAGE AT THE EMITTER OF Q7 BECOMES NEGATIVE WITH RESPECT TO THE REFERENCE VOLTAGE OF THE COMPARATOR. UNDER THESE CONDITIONS THE OUTPUT OF THE COMPARATOR WILL GO POSITIVE, (RELATIVE TO THE REFERENCE VOLTAGE AT THE EMITTER OF Q1). THE ASSOCIATED LEVEL SHIFTING TRANSISTOR, (Q8, Q9 OR Q10), WILL BE TURNED ON BY THE POSITIVE COMPARATOR OUTPUT AND CAUSE A "HIGH" GOING SIGNAL ON THE ASSOCIATED OUTPUT LEAD (R51, R51 OR R51, RESPECTIVELY). THE DIODES CR9-CR14 ACROSS RESISTORS R29, R30 AND R31 ARE USED TO LIMIT THE "HIGH" GOING OUTPUT SIGNALS TO ABOUT 1.2V WHEN TRANSISTORS Q8, Q9 OR Q10 ARE TURNED "ON".

CR8, R34, R35 AND Q11 PROVIDE A REFERENCE VOLTAGE FOR THE COMPARATOR OUTPUTS AND OUTPUT LEVEL CONVERTING TRANSISTORS OF APPROXIMATELY 15V.

CAPACITORS C1 AND C10 PERFORM A FILTERING FUNCTION FOR THE +24 VOLT AND +5 VOLT POWER SUPPLIES. THE 100 OHM RESISTOR (R16) IS USED AS A TERMINATION FOR TESTING OF CPO POINTS. THE FOUR INPUTS LRA, LRB, LNC, AND LRD ARE USED TO TERMINATE THE BACK-PLANE LEADS WHICH CONTAIN THE 3A CC CLOCK PHASES.

FC207 CIRCUIT PACK

DWG SIZE

AS

ISSUE

6A

BELL LABORATORIES

CPS-FC207

SHEET 3

PART OF CPS FC207 LEVEL CONTROL BOARD CIRCUIT

ALL FC207 CIRCUIT PACKS SHALL BE CAPABLE OF PASSING THE FOLLOWING TESTS:

1.0 FC TESTS

FC207 SHALL BE CONNECTED AS SHOWN. POWER SUPPLY VOLTAGES MUST BE CAPABLE OF MAINTAINING INDICATED VOLTAGE $\pm 5\%$. RESISTANCE BOX MUST HAVE A RANGE OF 1 TO 1500 OHMS AND A TOLERANCE OF $\pm 1\%$ OR LOWER.

| S1 | S2 | S3 | S4 | S5 | RES BOX SETTING | V1 | V2 | V3 | V4 | V5 |
|----|----|----|----|----|-----------------|-------|-------|-------|-----------|-----------|
| X | X | X | X | X | 70 | 21.2V | 21.2V | 21.2V | <1.0V | |
| X | X | X | X | X | 15050 | 50.1V | 50.1V | 50.1V | 15 TO 17V | |
| X | X | X | X | X | 10810 | 21.2V | 50.1V | | | |
| X | X | X | X | X | 7180 | | 50.1V | | | |
| X | X | X | X | X | 6050 | | 21.2V | | | |
| X | X | X | X | X | 4030 | | | 50.1V | | |
| X | X | X | X | X | 3460 | | | 21.2V | | |
| X | X | X | X | X | 2000 | 21.2V | 21.2V | 21.2V | <1V | 15 TO 17V |
| X | X | X | X | X | 2000 | 50.1V | 50.1V | 50.1V | <1V | |
| X | X | X | X | X | 2000 | 21.2V | 50.1V | 50.1V | | 15 TO 17V |
| X | X | X | X | X | 2000 | 21.2V | 21.2V | 50.1V | | 15 TO 17V |

X SWITCH CLOSED
- SWITCH OPEN
(BLANK) DON'T CARE

2.0 FC TESTS



AC OPERATION OF THE FC207 CAN BE CHECKED BY PERFORMING THE FOLLOWING TESTS. THE FC207 SHOULD BE CONNECTED AS SHOWN. THE POWER SUPPLIES MUST BE CAPABLE OF MAINTAINING THE INDICATED VOLTAGES $\pm 5\%$. THE PULSE GENERATOR USED SHOULD BE CAPABLE OF GENERATING A NEGATIVE OUTPUT PULSE OF 450ns WIDE AT A 6kHz REPETITION RATE. THE RISE TIME OF THE 450ns PULSE SHOULD BE 5ns OR LESS, AND THE PULSE AMPLITUDE SHOULD BE ADJUSTABLE FROM -5V TO -10V WHEN TERMINATED IN 500 (DATA PULSE 101 OR EQUIVALENT).

THE VOLTAGE WAVEFORMS AT V1-V4 SHOULD BE MONITORED WITH AN OSCILLOSCOPE CAPABLE OF RELIABLE TRIGGERING, AND ABLE TO VIEW AT LEAST TWO OF THE OUTPUT WAVEFORMS FOR TIMING COMPARISONS. FOR TEST ACCURACY IN TIMING CHECKS, THE OSCILLOSCOPE TIME BASE SHOULD ALLOW VIEWING THE OUTPUTS ON A 10ns/CN DISPLAY (TEXTRONIX 7000 SERIES OSCILLOSCOPE OR EQUIVALENT).

THE CURRENT PULSE IN THE SENSE LEAD, (ISENS), SHOULD BE MONITORED USING A CURRENT PROBE ATTACHED TO THE OSCILLOSCOPE. THE PROBE SHOULD BE OF SUFFICIENT SENSITIVITY TO ACCURATELY DETERMINE THE AMPLITUDE OF CURRENT PULSES OF 15mA TO 200 mA (TEXTRONIX P404, OR EQUIVALENT).

2.1 ADJUST THE PULSE GENERATOR FOR A NEGATIVE OUTPUT PULSE 450ns WIDE WITH A REPETITION RATE OF 6kHz.

| TEST NO. | ADJUST ISENS CURRENT LEVEL | MONITOR FOR: | OUTPUT TIMING | WAVEFORMS AND TIMING DIAGRAMS | PURPOSE OF THE TEST |
|----------|--|---|---|-------------------------------|--|
| 1. | ADJUST V4 UNTIL THE ISENS CURRENT PULSE IS 15mA. | V1 AN OUTPUT PULSE 21.2V AND WIDER THAN 300ns. | THE OUTPUT AT V1 SHOULD BE $\pm 1V$ WITHIN 50ns AFTER ISENS CROSSES THE 15mA LEVEL. | | THIS TEST MEASURES THE DELAY IN THE RESPONSE OF THE MARGINAL CURRENT LEVEL DETECTOR WHEN A MARGINAL CURRENT IS FLOWING IN THE SENSE LEAD. |
| 2. | ADJUST V4 UNTIL THE ISENS CURRENT PULSE IS 15mA. | V1 AN OUTPUT PULSE 21.2V AND WIDER THAN 250ns. V2 AN OUTPUT PULSE 21.2V AND WIDER THAN 250ns. V3 AN OUTPUT PULSE 21.2V AND WIDER THAN 250ns. | THE OUTPUT AT V1 SHOULD BE $\pm 1V$ WITHIN 50ns AFTER ISENS CROSSES THE 15mA LEVEL. THE OUTPUT AT V2 SHOULD BE $\pm 1V$ WITHIN 200ns AFTER ISENS CROSSES THE 25mA LEVEL. THE OUTPUT AT V3 SHOULD BE $\pm 1V$ WITHIN 200ns AFTER ISENS CROSSES THE 45mA LEVEL. | | THIS TEST MEASURES THE DELAY IN THE RESPONSE OF THE MARGINAL, (V1), INTERMEDIATE, (V2), AND NORMAL, (V3), CURRENT LEVEL DETECTOR WHEN A MARGINAL CURRENT IS FLOWING IN THE SENSE LEAD. |



FC207 CIRCUIT PACK

DWG SIZE
6S
6A

BELL LABORATORIES CPS-FC207

SHEET 4